

Listing of Claims

1 Claim 1 (Currently Amended): A method of facilitating testing of a plurality of
2 modules in an integrated circuit, said plurality of modules comprising a first module and a
3 second module, wherein data is transferred on a path connecting said a first module to and
4 said a second module together in an integrated circuit, wherein said first module and said
5 second module are to be operated together during said testing such that said second module
6 operates using a second one of a plurality of characteristics of a first control signal when said
7 first module is operated using a first one of said plurality of characteristics of said first control
8 signal, said method comprising:

9 providing said second module with a capability of being tested in each of said a
10 plurality of characteristics of a said first control signal;

11 providing a programmable field, which can be programmed to generate a derived
12 control signal having a desired characteristic the same as said second one of a plurality of
13 characteristics, wherein said derived control signal is generated from said first control signal
14 by programming said programmable field; and

15 wherein said derived control signal of said desired characteristic is provided as a
16 control signal to said second module and said second module is tested with said desired
17 characteristic of said first control signal by programming said programmable field.

18 whereby said testing is facilitated even when said second module is designed for
19 operation using a characteristic of said first control signal which is different from said
20 characteristic of said first control signal using which said first module is designed to operate.

1 Claim 2 (Currently Amended): The method of claim 1 2, wherein said desired
2 characteristic is determined to test said a path connecting said first module and said second
3 module at a same speed as in a functional mode of operation of said integrated circuit.

1 Claim 3 (Original): The method of claim 2, wherein said first control signal comprises
2 a clock signal, and wherein said programmable field can be set to generate said derived
3 control signal as an inverted signal of said clock signal.

1 Claim 4 (Original): The method of claim 2, wherein said first control signal comprises
2 a scan enable signal and wherein said programmable field can be set to generate said derived
3 control signal as rising edge triggered or falling edge triggered scan enable signal.

1 Claim 5 (Original): The method of claim 2, wherein said programmable field
2 comprises a register.

1 Claim 6 (Original): The method of claim 2, wherein said first module comprises a core
2 module provided by a third party not designing said integrated circuit, and said second
3 module is designed by a designer designing said integrated circuit.

1 Claim 7 (Currently Amended): An integrated circuit designed for testing of a first
2 module, wherein said first module is to be integrated into said integrated circuit, wherein said
3 first module is designed for operation using a first one of a plurality of characteristics of a
4 first control signal, said integrated circuit comprising:

5 a second module provided with a capability of being tested in each of ~~a~~ said plurality
6 of characteristics of said first control signal, said second module being coupled to said first
7 module by at least one path;

8 a test logic being programmable to generate a derived control signal having a desired
9 characteristic, wherein said derived control signal is generated from said first control signal,
10 and

11 wherein said derived control signal of said desired characteristic is provided as a
12 control signal to said second module and said second module is tested with said desired
13 characteristic of said first control signal by programming said test logic,

14 whereby said test logic facilitates testing of said first module and said module
15 involving transfer of data on said at least one path between said first module and said second
16 module even when said second module is designed for operation using a characteristic of said
17 first control signal which is different from said characteristic of said first control signal using
18 which said first module is designed to operate.

1 Claim 8 (Currently Amended): The integrated circuit of claim 2, wherein said
2 desired characteristic is determined to test said path at a same speed as in a functional mode.

1 Claim 9 (Original): The integrated circuit of claim 8, wherein said first control signal
2 comprises a clock signal, and wherein said test logic can be programmed to generate said
3 derived control signal as an inverted signal of said clock signal.

1 Claim 10 (Original): The integrated circuit of claim 9, wherein said test logic
2 comprises:

3 a bit indicating whether said derived control signal is to be generated as a positive
4 clock signal or a negative clock signal; and
5 an XOR logic gate receiving said bit and said clock signal and generating said derived
6 control signal.

1 Claim 11 (Original): The integrated circuits of claim 8, wherein said first control
2 signal comprises a scan enable signal and wherein said programmable field can be set to
3 generate said derived control signal as rising edge triggered or falling edge triggered scan
4 enable signal.

1 Claim 12 (Currently Amended): The integrated circuit of claim 11, wherein said test
2 logic comprises:

3 a bit indicating whether said derived control clock signal is to be generated as said
4 rising edge triggered or said falling edge triggered scan enable signal;
5 a flip-flop coupled to receive said original control signal and being clocked on an
6 inverted clock signal; and
7 a multiplexor selecting either the output of said flip-flop or said first original control
8 signal under the control of said bit.

1 Claim 13 (Original): The integrated circuit of claim 8, wherein said test logic
2 comprises a register which can be programmed.

1 Claim 14 (Original): The integrated circuit of claim 8, wherein said first module
2 comprises a core module provided by a third party not designing said integrated circuit, and
3 said second module is designed by a designer designing said integrated circuit.